![](https://static.zsdocx.com/FlexPaper/FileRoot/2019-12/17/23/c215999c-a57a-48b6-8904-d4f3abcb3f41/c215999c-a57a-48b6-8904-d4f3abcb3f41pic.jpg)
![h.264比特流解析器的設計_第1頁](https://static.zsdocx.com/FlexPaper/FileRoot/2019-12/17/23/c215999c-a57a-48b6-8904-d4f3abcb3f41/c215999c-a57a-48b6-8904-d4f3abcb3f411.gif)
版權說明:本文檔由用戶提供并上傳,收益歸屬內容提供方,若內容存在侵權,請進行舉報或認領
文檔簡介
1、華中科技大學碩士學位論文H.264比特流解析器的設計姓名:馬良申請學位級別:碩士專業(yè):軟件工程指導教師:鄒雪城20090525II ABSTRACT ISO/IEC Moving Picture Experts Group (MPEG) and ITU-T Video Coding Experts Group (VCEG) have jointly developed the latest video standard, H.264/A
2、VC for next generation multimedia coding applications. On one hand, compared with previous MPEG standards, H.264 provides over two times higher compression ratio with higher video coding quality. However, the computation
3、al complexity of H.264 video coding is much higher than those of the previous MPEG standards, which induces the necessity of achieving real-time processing of H.264 video coding through dedicated hardware designs. On the
4、 other hand, the demand for high-quality video coding on portable multimedia de-vices also motivates the design challenges of reducing the power consumption of the H.264 hardware designs. Therefore, the low-cost and low-
5、power hardware implementation for high-quality H.264 video encoding and decoding becomes an emerging trend in this research area. In order to achieve a power-efficient implementation of video decoding, designers must hav
6、e an insightful understanding of the characteristics of video data, coding algo-rithm, as well as general power-efficient design methodology. In this paper, we propose a low-power baseline bitstream parser of pure hardw
7、are structure, it can analyze the effi-ciency of input bitstream syntax elements and control the state transitions during decoding. Various power reduction techniques, such as circular bitstream buffer pointer move in-st
8、ruction register unit to replace the mechanism of addressing the actual data movement and data-driven based on statistic results, non-uniform partition, have been adopted in our sub-module design. Both of them can reduce
9、 power consumption very well. SystemVeri-log is a verification language for next generation. It provided a new methodology to im-prove the success rate of tape-out for complicated system design. In this paper, the design
10、 of the bitstream parser can achieve a comprehensive set of indicators after synthesis. The power-efficient and real-time features make our design ideal for low-power video transmission applications such as mobile phone
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內容里面會有圖紙預覽,若沒有圖紙預覽就沒有圖紙。
- 4. 未經權益所有人同意不得將文件中的內容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫僅提供信息存儲空間,僅對用戶上傳內容的表現(xiàn)方式做保護處理,對用戶上傳分享的文檔內容本身不做任何修改或編輯,并不能對任何下載內容負責。
- 6. 下載文件中如有侵權或不適當內容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準確性、安全性和完整性, 同時也不承擔用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- h.264碼流結構解析
- h.264編碼器的優(yōu)化設計與碼流顯示
- h.264編碼器的優(yōu)化
- h.264編碼器算法優(yōu)化與設計
- 基于fpga的h.264視頻解碼器設計
- 面向比特流的未知協(xié)議分類研究.pdf
- h.264優(yōu)勢
- 高清h.264編碼器芯片的后端設計
- h.264解碼器的fpga驗證
- h.264與avsm視頻轉碼器設計與實現(xiàn)
- h.264基線檔次解碼器的設計與實現(xiàn)
- 基于cpugpu的h.264編碼器并行編碼設計
- 基于h.264的運動估計器硬件設計與實現(xiàn)
- h.264解碼器的優(yōu)化與實現(xiàn)
- h.264編碼器的研究與實現(xiàn)
- 基于h.264視頻流鏡頭邊界檢測的研究
- h.264編碼器soc的設計與fpga實現(xiàn)
- 高效能h.264高清編碼器設計
- 高清h.264熵解碼器設計與實現(xiàn)
- h.264解碼器soc系統(tǒng)的實現(xiàn)
評論
0/150
提交評論