版權(quán)說(shuō)明:本文檔由用戶(hù)提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
1、外文翻譯(原文)- 1 -All About Direct Digital SynthesisBy Eva Murphy [eva.murphy@analog.com]Colm Slattery [colm.slattery@analog.com]What is Direct Digital Synthesis? Direct digital synthesis (DDS) is a method of producing an ana
2、log waveform—usually a sine wave—by generating a time-varying signal in digital form and then performing a digital-to-analog conversion. Because operations within a DDS device are primarily digital, it can offer fast swi
3、tching between output frequencies, fine frequency resolution, and operation over a broad spectrum of frequencies. With advances in design and process technology, today’s DDS devices are very compact and draw little power
4、. Why would one use a direct digital synthesizer (DDS)? Aren’t there other methods for easily generating frequencies? The ability to accurately produce and control waveforms of various frequencies and profiles has become
5、 a key requirement common to a number of industries. Whether providing agile sources of low-phase-noise variable-frequencies with good spurious performance for communications, or simply generating a frequency stimulus in
6、 industrial or biomedical test equipment applications, convenience, compactness, and low cost are important design considerations. Many possibilities for frequency generation are open to a designer, ranging from phase-lo
7、cked-loop (PLL)-based techniques for very high-frequency synthesis, to dynamic programming of digital-to-analog converter (DAC) outputs to generate arbitrary waveforms at lower frequencies. But the DDS technique is rapid
8、ly gaining acceptance for solving frequency- (or waveform) generation requirements in both communications and industrial applications because single-chip IC devices can 外文翻譯(原文)- 3 -sinusoidal outputs. Figure 2 shows the
9、 square-, triangular-, and sinusoidal outputs available from an AD9833.How does a DDS device create a sine wave? Here’s a breakdown of the internal circuitry of a DDS device: its main components are a phase accumulator,
10、a means of phase-to-amplitude conversion (often a sine look-up table), and a DAC. These blocks are represented in Figure 3.A DDS produces a sine wave at a given frequency. The frequency depends on two variables, the refe
11、rence-clock frequency and the binar y number programmed into the frequency register (tuning word). The binary number in the frequency register provides the main input to the phase accumulator. If a sine look-up table is
12、used, the phase accumulator computes a phase (angle) address for the look-up table, which outputs the digital value of amplitude—corresponding to the sine of that phase angle—to the DAC. The DAC, in turn, converts that
13、 number to a corresponding value of analog voltage or current. To generate a fixed-frequency sine wave, a constant value (the phase increment—which is determined by the binary number) is added to the phase accumulator wi
14、th each clock cycle. If the phase increment is large, the phase accumulator will step quickly through the sine look-up table and thus generate a high frequency sine wave. If the phase increment is small, the phase accumu
15、lator will take many more steps, accordingly generating a slower waveform.What do you mean by a complete DDS? The integration of a D/A converter and a DDS onto a single chip is commonly Figure 3. Components of a direct d
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶(hù)所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫(kù)僅提供信息存儲(chǔ)空間,僅對(duì)用戶(hù)上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶(hù)上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶(hù)因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 外文翻譯-關(guān)于直接數(shù)字頻率合成器
- 外文翻譯-關(guān)于直接數(shù)字頻率合成器
- 外文翻譯---關(guān)于直接數(shù)字頻率合成器
- 外文翻譯-關(guān)于直接數(shù)字頻率合成器.doc
- 外文翻譯-關(guān)于直接數(shù)字頻率合成器.doc
- 畢業(yè)論文外文翻譯-關(guān)于直接數(shù)字頻率合成器
- 外文翻譯---數(shù)字頻率合成器
- 外文翻譯-- 數(shù)字頻率合成器
- dds畢業(yè)論文外文翻譯關(guān)于直接數(shù)字頻率合成器
- 電子專(zhuān)業(yè)畢業(yè)設(shè)計(jì)外文翻譯---關(guān)于直接數(shù)字頻率合成器
- 直接數(shù)字頻率合成器的設(shè)計(jì).pdf
- 直接數(shù)字頻率合成器研究與設(shè)計(jì).pdf
- 基于fpga的直接數(shù)字頻率合成器設(shè)計(jì)
- 基于fpga的直接數(shù)字頻率合成器的設(shè)計(jì)
- 直接數(shù)字頻率合成器(DDS)及其FPGA實(shí)現(xiàn).pdf
- 基于CORDIC算法直接數(shù)字頻率合成器研究.pdf
- 基于FPGA的直接數(shù)字頻率合成器設(shè)計(jì).pdf
- eda課程設(shè)計(jì)--直接數(shù)字頻率合成器(dds)
- 高SFDR直接數(shù)字頻率合成器芯片研究.pdf
- 直接數(shù)字頻率合成器的研究方法與實(shí)現(xiàn).pdf
評(píng)論
0/150
提交評(píng)論