UHF頻段無線接收BiCMOS芯片的鎖相環(huán)電路實(shí)現(xiàn).pdf

1、2006心研究生碩士學(xué)位淪文學(xué)校代碼學(xué)號(hào)：Y89537s10269YS03242030攀熬銹忿走霧UHF頻段無線接收BiCMOS芯片的鎖相環(huán)電路實(shí)現(xiàn)院系(所)：專、【p：研究，J1可：姓名：指導(dǎo)教師：魚。旦堂瞳魚王型堂皇墊生墨邀里工堂皇固簽魚士主塞縫皇盟絲鹽圍丞匝』塑苤直塹塑!盟昱12006年5月j℃成AbstT8cIAbstractWiththedevelopmentofcommunicationtechnology，theASK(A

2、mplitudeShinKey)receiver，wh；chworkSat290MHz~500MHz，isw；delyused訊t、e靠oldofdomesticsecurity，autocontrolanden廿anceguardsystcmsPLL(phaselockedloop)as[hecoreofthereceiVerhas出egreatsign訊canceon1Thpu幣oseofthkt沁sisstDresearchthe

3、PLLf沁quencysynthesizersujtablefbrASK(AmplitudeShifKey)receiVeLBasedonthespec訊cationofsynthesi職rs，t11eSimulinkmodeIsareestablishedtoanalyzethecha唱epumpphaselocked1Dop(CPPLL)inthisthesjsAndthePFD(phasefequencydetector)，cha

4、rgepump，VC0(VoJtagecontroIosciIlator)anddiVide】。modulesarepresentedSeveralcharacteristicworksinthisdissertationar它summarizedasflollows：1)丁hephase自equencyd曲octDr(PFD)andcha唱ep哪pcircuitsaredesignedforl_DdeadzoneAndthepower

5、consumptionisminimizedbyoptimizingthetr8ditionaIDnip—fl叩structuwTheareais曲crcasedbys曲stitullngactiveloadforresi咖rs2)Toimpf。ve岫融quencyand印eedpe晌僦e。the矗rstd砒d囂Iby2circuitisrcformedAndthestackedmodeisadoptedinthedivideby_4c

6、ircuit；throu曲reusingthebiascuffent，thepoWercon宴umptionofdividerisreduced3)InthedesignofvoltagecontrolledosciJlator(VcO)，avaraccofmodeIisestablshedinVe^logA1aIlguageTbeVCOcircuitissuccessfuIsjmuJatedthmu曲CadenceSpectrewit

7、llthismodeJ4)Thewh01ecircuitissjmulatedt11roughCadenceSpectreAccDrdingtothechamctcrofMixed—Signalcrcuits，thelayouti8proposedThewholechipisf如ricaIedinAMSMi勰dsgnaiBiCMOS2P2MO8‘哪technoJo科，F(xiàn)jnally，t11eresultofchiptcstindicat

8、est11atthetdtaIpo、verconsumptionofPLLc’rcu醅詰23mAw；th5Vsupp母voltageThcpha辯nojsc∞a100knzoff；etjs98dBc／HzThewholePLLcircuitsmeettlles口eci療cationsofASKreceiverKeywords：PLL，舶quencysyntllesizer，cha唱epump，phasefrequencydetector